www.ijvdcs.org Copyright @ 2016 IJVDCS. All rights reserved. Adaptive System Analysis for Channel Estimation in MU-MIMO

Authors:VADAPALLY SUKANYA, P.V.VARA PRASAD RAO

1329-1332

Achieving Efficient FP Based FPGA the Restructuring of FIR Digital Filter

Authors:DESHAGANI UPPALAIAH, P.V.VARA PRASAD RAO

1333-1335

Evading Circuit Malfunctioning and Clock Jitter

Authors:SALAKKA KONDAGORLA, P.VENKATESHWARLU

1336-1338

Reliable Vedic Multiplier using Compressors

Authors:E. BALA KRISHNA, KAPU SPANDANA REDDY

1339-1341

Implementation of Low Latency Multiplier using Hybrid CLA

Authors:Y.BALA KRISHNA, G.M.VASIMA KULSUM

1342-1345

Design & Amp, Implementation of FIR Filter on Wallace Tree Multiplier For Low Power and High Speed Operations

Authors:B. HEMACHAND REDDY, Y. RAGHURAM PRASAD

1346-1352

Design of High-Speed Low-Power Viterbi Decoder for TCM

Authors:L. LAVANYA, M. RAM KUMAR

1353-1358

A Method to Automatically Tune the Generator

Authors:J. HARISH, B. ASHOK

1359-1361

Area Optimization Technique for Multi Standard DUC

Authors:G.PRAVEENA, S. CHAKRI SREEDHAR

1362-1367

Design of High Performance Compressor Based MAC Unit

Authors:G.KALPANA, A. BALA CHANDRA REDDY

1368-1371